

# Integration of the PSA Crypto API with Configurable Backends in RIOT

**Lena Boeckmann**  
[lena.boeckmann@haw-hamburg.de](mailto:lena.boeckmann@haw-hamburg.de)  
**27.06.2022**

# Cryptography in the IoT

- > 50 billion IoT devices expected by 2025<sup>1</sup>
- Growing threat potential and increasing number of attacks
- Cryptography plays large role in securing IoT systems

<sup>1</sup>Christopher Bellman, Paul C. Von Oorschot. „Analysis, Implications, and Challenges of an Evolving Consumer IoT Security Landscape“. In: 2019 17th International Conference on Privacy, Security and Trust (PST). 2019

# Cryptography in the IoT

- > 50 billion IoT devices expected by 2025<sup>1</sup>
- Growing threat potential and increasing number of attacks
- Cryptography plays large role in securing IoT systems

## Problem


Crypto operations are inefficient and strain resources in constrained environments

<sup>1</sup>Christopher Bellman, Paul C. Von Oorschot. „Analysis, Implications, and Challenges of an Evolving Consumer IoT Security Landscape“. In: 2019 17th International Conference on Privacy, Security and Trust (PST). 2019


# Cryptographic Backends in the IoT

Application


# Cryptographic Backends in the IoT




# Cryptographic Backends in the IoT




# Cryptographic Backends in the IoT




# Crypto Usage in RIOT



# Crypto Usage in RIOT




# Crypto Usage in RIOT




# Outline

- Driver classification
- Requirements for a crypto API
- ARM PSA Crypto
- Integration in RIOT
- Evaluation
- Outlook


# Driver Classification




# Driver Classification




# Driver Classification



# Driver Classification



# Driver Classification



# Requirements for a Crypto API

# Portability

## Platform:

- Support implementation agnostic development
- Exchange backends transparently

## Application and OS:

- Switch to other OSes with same API
- Should be widely supported in the IoT

# Extensive and Flexible

- Support all available algorithms in hardware and software
- Allow for any combination of drivers and libraries
- Indirect key access to support transparent and opaque backends

# Usability

- Simplify development of secure applications
- Simple, usable interface
- Prevent misuse
- Good documentation and state-of-the-art examples
- Secure key handling and enforcing usage policies

# ARM PSA Crypto API

# What is PSA?


- ARM Platform Security Architecture
- Framework for secure IoT systems
- Standardized resources for hardware, firmware and software development
- Certification process
- PSA Crypto is one of four APIs designed for utilizing system security services

# Why do we want this?


- Specifically designed for IoT
- Indirect, ID-based key management
- Supports all kinds of backends
- Secure element handling
- Testing
- Already supported by other OSes and libraries

# **Integration in RIOT**

# Integration in RIOT




# Integration in RIOT



# Key Management

- Internal, ID-based
- Key attributes hold metadata (location, policies, etc.)
- Can't be changed without destroying key




`psa_key_attributes_t`

# Key Attributes

## Key ID

- Assigned to each key
- Volatile keys: volatile ID assigned by key management
- Persistent keys: persistent ID specified by user




`psa_key_attributes_t`

# Key Attributes

## Key Lifetime

- Two values:
  - Location:
    - Key storage location
    - Local volatile, persistent memory or protected hardware storage
  - Persistence:
    - Volatile, persistent, read-only




`psa_key_attributes_t`

# Key Attributes

## Key Lifetime

- Two values:
  - Location:
    - Key storage location
    - Local volatile, persistent memory or protected hardware storage
  - Persistence:
    - Volatile, persistent, read-only




`psa_key_attributes_t`

# Key Attributes

## Key Type and Bits

- Type of key (e.g. AES, ECC-Family)
- Size of key in bits




`psa_key_attributes_t`

# Key Attributes

## Key Policy

- Permitted algorithms
- Usage Flags:
  - Encrypt, Decrypt
  - Sign, Verify
  - Export, Copy, Cache
  - Derivation




`psa_key_attributes_t`


# Key Storage

- Keys and key references are stored in virtual key slots
- Key sizes vary a lot (16 bytes for AES-128, several hundred bytes for RSA)
- Flexible slot sizes needed
- Three different slot types


# Key Slots




# Key Slots




# Key Slots







# Secure Element Handling

- Connected SE devices get assigned a static location value
- Device drivers must implement generic SE interface and provide a structure with function pointers
- At startup:
  - OS function `auto_init` initializes and registers devices with SE management module
  - SE module stores function pointers, locations and some context data in global driver list
- At runtime, drivers associated to key location values are retrieved from list to perform operations







RIOT



# Algorithm Dispatcher

- Maps algorithm, key type and key size to specific algorithm API
- Transparent and opaque drivers and libraries implement algorithm specific API






# Kconfig for Backend Configuration

- Select build-time options, enable/disable features
- Use configuration file or GUI
- RIOT modules define menus and configuration symbols in Kconfig files
- Specified default selections or auto-selection in case of predefined conditions
- Automatic selection of hardware backends, if available (e.g. if CPU Kconfig defines HAS\_PERIPH\_CIPHER\_AES\_128\_CBC)
- Developers can choose different backends
- Specify number of required key slots

# Evaluation

- Processing Time
- Memory Overhead
- Code Deduplication
- Usability

# Device Setup



- Nordic nRF52840dk with ARM CryptoCell 310 peripheral accelerator
- Microchip ATECC608A via I2C

# Applications

## HMAC SHA 256

- Import 32 byte key
- Compute MAC of 32 byte message

### Backends:

- RIOT Hash module (SW)
- CryptoCell 310 (HW)
- ATECC608A (HW)

## AES 128 CBC

- Import 16 byte key
- Encrypt 32 byte plaintext

### Backends:

- RIOT Cipher module (SW)
- CryptoCell 310 (HW)
- ATECC608A (HW)

## ECDSA

- Generate key pair with NIST P-256 curve
- Sign 127 byte message
- Import 64 byte public key
- Verify message signature


### Backends:

- CryptoCell 310 (HW)
- ATECC608A (HW)

# Processing Time

- Logic analyzer
- Toggle I/O pins via direct register access before and after function calls
- Complete processing of API functions and internal driver calls
- Mean over 1000 iterations

# Processing Time Results




# Memory Overhead

- Accumulation of crypto related objects in ELF file
- Ignores OS overhead
- Distinguished RAM and ROM


# Memory Overhead

## Results



# Code Deduplication


## Example: Secure Protocol Stack in RIOT



- Crypto: 26.5 kB ROM

# Code Deduplication

## Example: Secure Protocol Stack in RIOT



- Crypto: 26.5 kB ROM
- Crypto: 750 B in ROM
- Plus PSA overhead < 8 kB

# Usability

- Enhanced usability through decreased code complexity
  - No driver specific code needed
  - No key handling needed
  - Misuse prevention through simplified functions

# Usability

## Example: CryptoCell Driver Code vs. PSA Code

CryptoCell Driver

```
1 extern uint8_t * key;
2 extern size_t key_size;
3
4 int status;
5 uint8_t plaintext[] = {
6     0x00, 0x01, 0x02, 0x03,
7     0x04, 0x05, 0x06, 0x07,
8     0x08, 0x09, 0x0A, 0x0B,
9     0x0C, 0x0D, 0x0E, 0x0F };
10 uint8_t iv[16];
11 uint8_t output[32];
12 size_t output_length;
13 size_t size;
14 size_t offset = 0;
15 size_t length = sizeof(plaintext);
16
17 SaSiAesUserContext_t ctx;
18 SaSiAesUserKeyData_t user_key;
19 user_key.pKey = key;
20 user_key.keySize = key_size;
21
22 random_bytes(iv, sizeof(iv));
23 status = SaSi_AesInit(
24     &ctx,
25     SASI_AES_ENCRYPT,
26     SASI_AES_MODE_CBC,
27     SASI_AES_PADDING_NONE);
```

```
28 status = SaSi_AesSetKey(
29     &ctx,
30     SASI_AES_USER_KEY,
31     &user_key,
32     sizeof(user_key));
33 status = SaSi_AesSetIv(&ctx, iv);
34
35 do {
36     if (length > MAX_AES_BLOCK) {
37         size = MAX_AES_BLOCK;
38         length -= MAX_AES_BLOCK;
39     }
40     else {
41         size = length;
42         length = 0;
43     }
44     status = SaSi_AesBlock(
45         &ctx,
46         (plaintext + offset),
47         size,
48         (output + offset));
49     offset += size;
50 } while ((length > 0));
51
52 status = SaSi_AesFinish(
53     &ctx, length,
54     plaintext,
55     sizeof(plaintext),
56     output,
57     &output_length);
```

PSA Crypto

```
1 extern psa_key_id_t id;
2
3 psa_status_t status;
4 psa_algorithm_t algorithm =
5     PSA_ALG_CBC_NO_PADDING;
6
7 uint8_t plaintext[] = {
8     0x00, 0x01, 0x02, 0x03,
9     0x04, 0x05, 0x06, 0x07,
10    0x08, 0x09, 0x0A, 0x0B,
11    0x0C, 0x0D, 0x0E, 0x0F };
12
13 size_t output_size =
14     PSA_CIPHER_ENCRYPT_OUTPUT_SIZE(
15         PSA_KEY_TYPE_AES,
16         PSA_ALG_CBC_NO_PADDING,
17         sizeof(plaintext));
18 uint8_t cipher_out[output_size];
19 size_t output_len;
20
21 status = psa_cipher_encrypt(
22     id, algorithm,
23     plaintext,
24     sizeof(plaintext),
25     cipher_out,
26     output_size,
27     &output_len);
```

# What's next?

- Persistent key storage
- Software assisted hardware crypto
- Trusted Execution Environment (TEE) integration